INTRODUCTION:
The fundamental building blocks for all computer chipstransistors-have tracked with Moore's Law for forty years. The transistors manufactured today are 25 times faster than and occupy less than 1% of the area of those builds four decades ago. In the past four decades the downsizing /scaling of MOSFET results to smaller device in smaller area, consumption of less power, and decrease in cost per transistor per function cost of integrated circuit.
SCALING ISSUES OF CMOS CIRCUITS:
The constraint for technology to scale insist that the total power consumption per unit area remains constant which means that as density of the circuitry in a technology increases, the amount of cooling requirement for the circuit remains constant-if this was allowed to increase after some point, the circuit would melts [1] . Many limitations for the down scaling have been proposed in the literature [1, 3] Table1. Unfortunately the thickness gate silicon dioxide reaches its thinnest limit. Now further scaling oxide layer is not capable to maintain insulating property, since direct tunneling dominates the leakage current further down scaling leads several physical and technological limitations.
SCALING PREDICATIONS AND PRESENT ERA:
Most important research paper which specifies the research required to continue rapid development in semiconductor industry is International Technology Roadmap for Semiconductor (ITRS. The scaling dimensions have reduced to a factor 1000 during last 40 years (fig-1 ). The further reduction in gate insulator thickness leads to short channel effects, drainvoltage-induced barrier lowering, and increase to leakage current. ITRS says that the silicon technology will continue to shrink with its historical rate of predictions with Moore Law for decades [4] . Every other year new assessment is published and reduction in gate length has been observed to even faster than the predication fig-1 and table-2. In 1958, the integrated circuit was born when Jack Kilby at Texas Instrument. The research in this field saw the evolution of the (MOSFET) in 1960and the invention of Complementary Metal Oxide Semiconductor (CMOS) transistors in 1963.In 1970 because of short channel effects and the resolution of the optical lithography limit for channel was considered to be one micrometer. In 1980 limitations were increased source/drain resistance, direct tunneling through gate oxide and dopant fluctuation in Short channels results to half to quarter micron [5] . While in 1990, 100 nm was thought to be limit because of some physical parameter and increase of fundamental atomistic vibrations.
CURRENT ISSUES IN SCALING OF SUB-32 NM DEVICES
The ITRS is most important industrial strategy paper for semiconductor devices & technology towards high performance and lower cost. ITRS is organized by the Semiconductor association of Europe, Japan, Korea, Taiwan and the USA. The representative from leading semiconductor companies around the world agrees on several issues one of them was physical gate length of microprocessor [13] . Currently the -International Technology Working Groups‖ (ITWG) USA, is responsible for technologies and methodologies used for future area of research. The -National Technology Roadmap of semiconductor (NTRS) and ITRS have scaling predication from 100 components per IC in 1965 to 15 billion in the current state of art. There are less gain in device performance i.e power consumption, short channel effects and parasitic capacitance as scaling goes further below sub-100 nm [5, 14] . In 2007 the use of high-K dielectrics is introduced for the first time, to address gate leakage issues.
The performance of MOS transistor below 30 nm in still below satisfactory and also the characteristics across wafer is also of great concern. Because of downscaling the gate length and gate oxide thickness decreased only 100, supply voltage decreased by factor 10, chip area increased by 10 and power dissipation increased by 10 5 , which may not increased under ideal scaling. The major difficulties are tremendous cost of lithography and in developing new technologies [10] . In table-2 column 1 shows technology node which means the smallest poly-Si/metal gate length and column 2 shows expected starting year. It is being noted that neither 22 nm nor 16 nm numerical value appearing value in the corresponding ITRS parameter sets. The device less than 10nm gate length would be extremely sensitive to the device physical dimensions and variations in material composition. The literature clearly states that 0.1 nm oxide, a 0.1 increase in the root-mean-square (RMS) interface roughness can lead to 10 fold increase in gate leakage current [12] [13] . So growth of such films must be precisely controlled on atomic scales. Also searching for ultra thin gate dielectric need to be investigated and then integrated with silicon technology. Due recent economical depression all the semiconductor companies except Intel reduced the budget for R & D. In future there is possibility on more delay in the trend of gate-length shrinkage, Equivalent gate oxide thickness and the depth of junction. In this review paper recent development and the progress of the ultra thin gate dielectric material is summarize. Presently sub-100 nm MOS transistor is in production and 6nm gate length is under research. fig-3 
SCALING LIMIT OF SIO 2
Thirty years ago oxide thickness was 100 nm and now it is 0.7 nm in production while direct tunneling limit of conventional oxide (SiO 2 ) was 3 nm. The gate oxide up to 0.7 Å has been obtained having only two atomic layer of SiO 2 . Further Scaling is difficult [10] . One of the most convincing experiment which demonstrated that 3 nm is fundamental limit [11, 15] . Using the scanning transmission electron microscope (STEM) probes and through detailed Fig-5 Bonding structure of SiO 2 Electron Loss Spectroscopy (EELS) measurements they studied that device structure and chemical composition of the oxide layer as thin as 0.7-1.2 nm. In the literature work, the local energy gap was given by separation between highest occupy and lowest occupied states. They found that to ensure bulk like bonding for monolayer minimum three or four monolayer of SiO2 were needed. This is the first physical dimension of atomic level. EELS show that the SiO2 thickness must have two layers to show a full gap of 8.9 eV [11] . The few unscalable parameter interface thickness and trap cross section challenges gate dielectric reliability. When oxide is in nanometer even small non-uniformity either in chemical composition or even at surface fluctuation device characteristics 10 fold [12, 16] . As scaling fall under two main categories high performance (HP) devices and low performance (LP) devices. HP is used for devices like desktop and server application so high leakage is acceptable while for LP devices like mobile main goal is minimization of power consumption for battery life, this requirement can be fulfilled by introduction of some novel gate dielectric [13, 17] . According to Lo et al. reduction in oxide thickness from 2nm to 1.5 nm produces leakage current of two order of magnitude [18] . Such values would not be acceptable for devices which operated by lower voltages. As shown in fig-6 the leakage current density 100A/cm2 at 1.5 V for 1.5 nm oxide thickness is undesirable for low power application. Also leakage current increases exponentially as oxide thickness reduced linearly which is one of the major criteria for future CMOS technology [18] . As the oxide thickness reaches the atomic level further scaling is impossible in nanometer range. Also supply voltage of 1.1 and oxide thickness of 0.9 nm devices does not perform reliably because of large oxide field with further decrease in supply voltage. This happens because part of the applied voltage drops in inversion layer of the channel. So alternative to continue to scaling to SiO2, recent effort has focused on development of alternative dielectric material, whose Si interface properties match the high quality of Si/ SiO2 interface. [19] [20] [21] .So far the traditional approach followed to scale the gate dielectric has been reduce tox to increase Cox. Where Cox=K SiO2ε0 / tox where K SiO2=3.9. To reduce main problem of tunneling current scaling forces towards high-K dielectric approach relative to SiO2 to increase physical thickness of film (t high-k) with higher values gate capacitance.
ALTERNATE DIELECTRIC MATERIAL:
The choice of thicker class of materials, known as "high-k," may replace today's silicon dioxide technology not for 45 nm or 32 nm but can also be scaled to the end-of-the roadmap technology nodes. Typically for high-k materials under investigation are Al 2 O 3 [22] [23] [24] [25] [26] fig-8 (a).
CHOICE OF HIGH-K MATERIAL:
We may classify them in three main classes, class 1 needs, three basic properties with dielectric constant range 15-25. Band gap about 5 eV behave as insulator. Ferromagnetic materials are less desirable because of their nonlinear electrical response. Polarization of dielectric will have both electronic and ionic components. Because of large -ionic polarization defect formation is easier. Class II The dielectric microstructure may be of amorphous, polycrystalline or epitaxial. However it is important that dielectric should be  permittivity, band gap, and band alignment to silicon  Thermodynamic stability  non-reactive with Si and with gate contacts. Class III needs to relate to performance. The dislocation defects, grain boundaries or point defects related to electrode roughness results to leakage current [36] .The ferroelectric class of material having K range 100 to 1000 has been pursued for 1GB and beyond dynamic random access memories (DRAM) storage capacitors [37] . Because of composite structure and stability with adjoining layers can't be used for transistor gate dielectric. Many high-K materials consist of oxide and alloys shown in fig-7 The natural vibration frequency associated with metal oxygen bond lowered and highly desirable in microelectronic applications. It is the purpose of the remaining paper to explain complex issues for the use of high-K material for gate dielectric applications and also to provide an update review on Hfo 2 , ZrO 2 , TiO 2 , Gd 2 O 3 and some another high-K dielectric material shown in table-4.Aluminum oxide (Al 2 O 3 ) having k value of 10 having problem of large fixed charge and interface trap density hence does not meet our future requirement [39] [40] [41] [42] [43] [44] . Lanthanum oxide (La 2 O 3 ) and Lanthanum aluminum oxide (LaAlO 3 ) having dielectric constant ~30 and band gap ~6 eV have thermal stability with temperature up to 850 °C with amorphous nature and main problem of moisture absorption. [45] [46] . TiO2 have lowest crystalline temperature of about 400°C for CMOS technology. Problems of fringing field can lower the source channel potential barrier and the threshold voltage [35] [36] . Yttrium oxide (Y2O3) has problem of high interface density >1012 eV-1cm-2 , low crystalline temperature, and formation of silicide and silicate [47] . The leakage current of ZrO2 and HfO2 found to be 4-5 order of magnitude lower than SiO2 of equivalent gate oxide thickness. HfO2 films behave reported quite similar to ZrO2 because of similar fabrication chemistry and material properties. Hafina & Zirconia are less stable then their silicates, so Hafnium and Zirconium silicate films were examined for electrical properties. The films were prepared by plasma enhanced Chemical Vapor deposition (PECVD) method. The samples having a metal insulator semiconductor structure were examined. The permittivity value was found 7 double of SiO2 and dielectric film operated at 10MV/Cm. Conduction band offset of ZrO2 may be 0.8 t0 1.2 eV which is too low for MOS gate dielectric. While oxinitride having higher dielectric and stability values with slightly poor characteristics can be used down 25 nm technology node. Among the rare earth oxide Gd2O3 Gadolinium oxide has various features listed in table-3 and table-4. Verify that it can be used as high-K applications.
The leakage current density of Gd2O3 films decreased for RTA( rapid thermal annealing) in N2 and increased in O2. The interface and structure of the Gd2O3/Si was amorphous and both cubic and monoclinic phases were well oriented. Further research work is required to improve electrical properties of high-k material thin films 
CONCLUSION:
The high-K alone can't be a feasible solution for future CMOS technology. System on Chip (SoC) and System in Package (SiP) technologies provide a path for continous improvement in performance, power, cost and size at the system level. As we have reached the below .7 nm in scaling. So it is difficult to continue with the historical trend of scaling. So there is need of innovations in the field of advanced material, non planar device structure, process control, manufacturability, and leakage current. To continue the conventional path of scaling there is need high-K material with suppressed tunneling current, higher channel doping for reducing short channel effects, trade off between mobility degradation and increased leakage power consumptions. 
